Senior Staff Analog Engineer
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Minimum of 8 to 10 years experience in power management with a proven record of acting as a technical project lead on complex ICs within the last four years.
昨天挂出 已收藏 读全文 →
喜欢
跳过
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Minimum of 8 to 10 years experience in power management with a proven record of acting as a technical project lead on complex ICs within the last four years.
昨天挂出 已收藏 读全文 →
瑞萨 Plano
芯片 / 半导体 近一周新增
· Minimum of 8 to 10 years experience in power management with a proven record of acting as a technical project lead on complex ICs within the last four years.
昨天挂出 已收藏 读全文 →
瑞萨 Bayan Lepas
芯片 / 半导体 近一周新增
· Diploma or higher in Electronics, Mechanical Engineering, Mechatronics, or related fields. · Fresh graduates are encouraged to apply; experience in semicondu
昨天挂出 已收藏 读全文 →
瑞萨 Takasaki
芯片 / 半导体 近一周新增
Qualifications · Bachelor’s or Master’s degree in Electrical Engineering; PhD preferred. Minimum 12+ years of Semiconductor industry experience with strong know
昨天挂出 已收藏 读全文 →
瑞萨 Bayan Lepas
芯片 / 半导体 近一周新增
· Bachelor's degree in Industrial Engineering, Manufacturing Engineering, Electrical/Electronics Engineering, or a related technical field. · 5–8+ years of expe
昨天挂出 已收藏 读全文 →
瑞萨 Bayan Lepas
芯片 / 半导体 近一周新增
· Bachelor's degree in Industrial Engineering, Manufacturing Engineering, Electrical/Electronics Engineering, or a related technical field. · 2–4 years of exper
昨天挂出 已收藏 读全文 →
瑞萨 Kodaira
芯片 / 半导体 近一周新增
Knowledge, Skills and Experience: (Must-have) · Agile leader/business driver with good mix of commercial and technical experience · Proven track record of drivi
昨天挂出 已收藏 读全文 →
瑞萨 Bayan Lepas
芯片 / 半导体 近一周新增
· Masters / Bachelor’s degree in Physics, Chemistry, Mechanical, Electrical or Materials Engineering. · 5-15 years of relevant experience in package development
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Demonstrated depth of experience in analog or mixed-signal integrated circuit design. · Strong CMOS transistor-level design, simulation, verification, and deb
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Hands-on experience in analog or mixed-signal integrated circuit design. · Strong CMOS transistor-level circuit design and simulation experience. · Experience
昨天挂出 已收藏 读全文 →
瑞萨 Chandler
芯片 / 半导体 近一周新增
· Extensive experience in analog or mixed-signal integrated circuit design with demonstrated domain expertise. · Deep expertise in CMOS analog circuit design, s
昨天挂出 已收藏 读全文 →
瑞萨 Singapore
芯片 / 半导体 近一周新增
· Degree in Computer Engineering / Electronic Engineering or Computer Science · Good knowledge of Java, Typescript, Python and familiarity with Web front-end de
昨天挂出 已收藏 读全文 →
瑞萨 Bengaluru
芯片 / 半导体 近一周新增
· Bachelor’s or master’s degree in electrical engineering. · 5+ years in Analog Layout Design and associated flows for DRC, LVS, Packaging · Additional Preferre
昨天挂出 已收藏 读全文 →
瑞萨 Bengaluru
芯片 / 半导体 近一周新增
Education: Bachelor's or master's degree in computer science, Computer Engineering, Electrical Engineering, Electronics Engineering, or similar Experience: 3-7y
昨天挂出 已收藏 读全文 →
瑞萨 Bengaluru
芯片 / 半导体 近一周新增
· Bachelor’s or Master’s degree in Electronics Engineering, Electrical Engineering · 10+ years of experience in engineering organizations with strong exposure t
昨天挂出 已收藏 读全文 →
瑞萨 Bengaluru
芯片 / 半导体 近一周新增
· Bachelor’s degree in computer science or computer engineering. · 14+ years’ experience in Software Test Design required, including a minimum of 5 years as a m
昨天挂出 已收藏 读全文 →
上下滑换卡片 · 右滑喜欢 · 左滑跳过 登录后才能收藏 →